The architecture of a sound card can, in simple terms, be described as an electronic board containing a digital bus interface hardware, and analog-to-digital (A/D) and digitalto-analog (D/A) converters; then, a soundcard driver software on a personal computer's (PC) operating system (OS) can control the operation of the A/D and D/A converters on board the soundcard, through a particular bus interface of the PC -acting as an intermediary for high-level audio software running in the PC's OS.
INTRODUCTION
The work of electronic music instrument developers is closely related to the general development and availability of technology. While in the 1960's, Robert Moog could have designed a complete instrument entirely based on analog electronics -further developments, such as the wide adoption of Musical Instrument Digital Interface (MIDI), emphasized the separation between sound control and sound generation. This distinction is further emphasized by the development of digital audio, and the move to the use of PC software for digital audio generation, processing, recording and reproduction. The recent emergence of microcontroller-based platforms like Arduino [2] allow electronic instrument designers a relatively easy way to both integrate off-the-shelf sensors, and read and generate signals like MIDI -and the availability (and reliability) of tools like these, is a likely motivation for many researchers and builders to focus their primary efforts on control.
On the other hand, digital audio -given that it spans issues in both electronic and software engineering -is, in a sense, more difficult to address in its entirety; which is evidenced by the relative scarcity of easily available introductory material related to DIY digital audio implementations. However, the relative low price and availability of electronic parts and PCs -as well access to FLOSS 1 development software -at the end of the 2000's, also allows for digital audio implementations within the reach of the non-industrial builder.
Taking the soundcard as example of PC-interfaced digital audio hardware, previous work in [5] outlined a DIY board, that interfaces through the Industry Standtard Architecture (ISA) bus -whose digital bus interface is implemented using discrete 7400 logic circuit parts, and the A/D & D/A converters are likewise discrete. In AudioArduino [8] , an Arduino Duemillanove board is used, that interfaces through the Universal Serial Bus (USB) bus -whose digital bus interface is implemented by an FTDI's FT232 USB interface chip, and the rest of the digital handling and primary A/D & D/A conversion is taken over by Atmel's ATMega328. However, this primary A/D & D/A conversion doesn't conform to standards for analog audio input/output (I/O), which is discussed through an additional DIY board in [7] .
This project continues the same line of inquiry related to soundcards, and discusses a DIY implementation of an FPGA-based board, that interfaces through the Universal Serial Bus (USB) bus. With this, an overview of three approaches to soundcard implementations -discrete parts' based design; microcontroller-based; and FPGA based -has been completed, that encompass the currently possible scope of DIY soundcard implementations (considering that beyond FPGA, the next step is design of custom integrated circuits (IC) chips, alias Application-Specific Integrated Circuit (ASIC) -which is currently beyond the reach of the typical researcher of electronic music instruments, as it requires microelectronics design of individual circuits 'in silicon', and huge costs of fabrication). Schematics of the board(s) (made in the open-source Kicad package) and corresponding source files can be found in [6] .
WORKING WITH FPGA
Microcontroller vs. FPGA. Development for FPGA is in a sense similar to development for microcontrollers, however, there are some significant differences, which make FPGA development more complex. Starting from a high-level perspective, one could consider that a microcontroller is a minimal version of a (personal) computer, where the interfacing to other components occurs through digital signals via GPIO (general purpose input/output) pins. An FPGA is in this sense the same, as its primary interface to the external world is through digital GPIO pins. In addition, both microcontrollers and FPGA have dedicated pins for clock signal input and power supply; however, while a microcontroller will typically need but a single 5V supply -an FPGA may require several: 5V and 3.3V and 1.2V supplies. Finally, both microcontrollers and FPGAs need to be "programmed" in order to perform any given function; however, a microcontroller can be seen as an implementation of a Turing machine, just like PCs -i.e., its program is essentially software code: representing series of instructions in a programming language. An FPGA is programmed with code in a hardware description language (HDL), which essentially describes digital logic circuitry (as opposed to software instructions). In other words: HDL code can be used to describe and implement the hardware of a complete microcontroller inside an FPGA -and once the FPGA behaves as a microcontroller, it can be further programmed with the microcontroller's instruction set (e.g., a HDL description of a Atmel AVR ATtiny261/461/861 compatible microcontroller can be found on [16] ). Finally, let's mention that an ideal device in the context of soundcards, would be an FPGA-like device -but with analog GPIO pings.
Vendor choice. One of the first choices to make when starting work with FPGA is to "select an FPGA vendor [31] ". The two major manufacturers at the moment are Xilinx and Altera -both offer families of FPGA ICs with varying sizes; and integrated development environment (IDE) software for writing, simulation and 'burning' (programming) of HDL code. Both vendors have a scaled down version of their IDEs offered as entry-level, freeware downloads: Xilinx has ISE WebPACK, and Altera has Quartus Web Edition; both entry-level packages are available for Linux, and support only a subset of the devices [21] -full versions of these packages can run up to thousands of dollars [19] . This project opted for Xilinx, as it was slightly easier to acquire its entry-level IC chips locally and track down tutorials for use of ISE Webpack on Linux [31] (and there is no 60-day license renewal requirement for the freeware tools, as there is for Altera) -therefore, some of the further descriptions in this paper may refer to Xilinx products, even if they are equally applicable to any FPGA manufacturer.
Building HDL code. With microcontrollers, code is usually written in a high-level programming language such as C, and then compiled down to assembly code, which represents a list of instructions native to the particular microcontroller's instruction set. Superficially, FPGAs share a similar process -except the high-level languages are HDL, either VHDL or Verilog; and the compilation step is replaced by a process known as synthesis. The end result is still the same -a binary file, used to program the given chip. VHDL stands for VHSIC (Very High Speed Integrated Circuit, a project started by US military [3] ) Hardware Description Language; Verilog stands for Verifying Logic, originated by Gateway Design Automation company [27] . ISE WebPack supports both languages; e.g. it could synthesize a single FPGA design made of a VHDL description of a microcontroller, connected to a Verilog description of a USB interface. Such reusable HDL implementations of complete parts are typically known as intellectual property cores, or IP cores.
Note that the synthesis process can be seen to consist of two steps. The first step, behavioral synthesis primarily involves translation of the high-level HDL code to socalled RTL -Register Transfer Level of abstraction, which describes the operation of clocked (synchronous) digital circuits through registers (flip-flops) and combinatorial logic (e.g. inverters, XOR gates). However, each FPGA essentially consists of an array of unconnected logic cells -and the second step, technology-dependent synthesis, performs mapping (of RTL elements to logic cells, specific to the FPGA chip) and routing (interconnection of logic cells on the FPGA chip); thus, a HDL design is implemented on an FPGA by correspondingly interconnecting its constituent logic cells. ISE WebPack calls these steps "Synthesize -XST" (which generates both 'RTL Schematic' and 'Technology Schematic') and "Implement Design" (which consists of 'Translate', 'Map' and 'Place & Route' steps), each of which result with separate models that can be simulated within ISE. Correspondingly, there are two types of simulation in ISE : 'Behavioral Simulation' (which handles RTL design, and thus does not include details such as propagation delays) and 'Post-Route Simulation' (which can also include propagation delays due to the length of connections between logic cells on the FPGA; since after routing, the location of the used logic cells on the FPGA and their interconnections, are known). Simulation requires writing of a separate HDL code, known as testbench, which simulates the behavior of the hardware environment, that the FPGA design will be eventually interfaced to. Finally, note that some HDL code constructs (such as the math_real package) are not synthesizable as actual digital logic circuits, and they are inteded solely for simulation testbenches.
FPGA programmer hardware. When HDL code has been built, it needs to be 'programmed' (or 'burned', or 'uploaded') onto the FPGA chip -just like in case of microcontrollers. Xilinx usually provides pins on the FPGA that conform to the JTAG (Joint Test Action Group) standard, which can be used for programming an FPGA. However, this means that an additional hardware device -a JTAG pro-grammer (alias 'programmer cable') -is needed; which will accept the data from a PC, and push it onto the FPGA via JTAG. While such devices are usually not cheap, it is possible to find open-source programmers, such as [29] (which describes a parallel port JTAG programmer). However, as the parallel port is (for the most part) not present on modern computers; and typical USB-to-parallel laptop converters in fact do not control all pins of the port [20] , which is needed for proper JTAG operation -the programmer device used here is Amontec JTAGkey-Tiny [1] , an inexpencive USB device (tens of euros) that works under Linux and supports the JTAG standard. Note that there used to be issues for ISE WebPACK Linux USB drivers, which also drive the JTAGkey-Tiny -but not anymore, as Xilinx decided to allow use of open-source drivers [12] . [14] ". Yet, there exists FLOSS software like GHDL, which can compile and behaviorally simulate VHDL code; there are also open-source efforts in terms of JTAG programmer cables and drivers for them. However, the existence of FPGAs allows for feasible sharing of IP cores as synthesizable open-source HDL code, which can be seen in practice on sites like OpenCores.org (which also provided some cores used in this project).
Degrees of freedom.

HARDWARE CONCEPT
In context of microcontrollers, it is relatively easy to track down introductory material that discusses a so-called 'minimal circuit' -a board that besides the microcontroller, usually includes a crystal oscillator as clock signal generator; parts for filtering and delivering power supply; and a 'programmer cable' connector (usually ISP (In-System Programming), ICSP (In-Circuit Serial Programming) or SPI (Serial Peripheral Interface Bus) [9] ). For FPGAs, novices are typically expected to acquire an evaluation or starter board, which besides the FPGA chip and minimal circuit parts, also includes a variety of interfaces (possibly USB, VGA, A/D & D/A converters), which would allow for broad experimentation. Such boards can be sold by the chip vendor (here Xilinx) or by a third party (e.g. [26]), however have typically open schematics. As such, it is not necesarilly easy to find a ready-made minimal circuit for an FPGA, as the expectation in the community is that "the simplest approach is to take the schematic that comes with the starter / eval boards and start removing the parts you don't need [24] ".
The approach in this project is, thus, to extract a minimal circuit for an FPGA, and implement it as a 'bare bones' FPGA printed circuit board (PCB) -with pin socket receptacles as hardware interface (essentially, a break-out board); and then develop separate PCBs for both a USB interface chip, and A/D & D/A interface; and connect them to the bare-bones FPGA by means of wire. Then, by using an FTDI USB chip, the AudioArduino driver for Linux [8] could be, in principle, reused for an FPGA soundcard implementation. A block diagram of intended connection of these boards is shown on Fig. 1 . Choice of main parts. From the Xilinx devices, this project chose to use the smallest entry level FPGAs from the Spartan family; while the latest incarnation is Spartan 6 -the Spartan 3A family (S3A) (or the older Spartan 3E (S3E) [25] ) is quite present in online discussions, and was easier to obtain at time of purchase. The S3A family [30, ds529] has an 'nonvolatile', pin-compatible edition, S3AN [30, ds557] , which also includes built-in flash memory. The smallest device is XC3S50A(N), which contains 1584 logic cells (equivalent to 50K 'system gates', a metric not in use by Xilinx anymore [10] ); and is available as TQFP (Thin Quad Flat Package) 144-pin chip (with maximum of 108 user I/O pins), which is solderable by hand. In this first implementation of the board, XC3S50A-4TQG144C is used -which needs to be programmed each time the FPGA board is powered, given that it lacks flash memory (however, it can easily be replaced with XC3S50AN-4TQG144C). As a USB interface chip, FTDI's FT245 was chosen, since it features a parallel interface: an 8-pin bidirectional bus. As such, while it will use 8 GPIO pins of the FPGA real estate for data transfer, this interface will also be "native" to the FPGA (unlike a serial interface, which while using fewer pins, will also require additional implementation of a serial decoder within the FPGA design, which will then claim part of the logic cells real estate of the FPGA).
FPGA bare-bones design. FPGAs can have significant current demands, so the board expects a supply of 9V from a lab power supply, and for power regulation 1A capable parts are used: National LM-2940IMP-5.0 for +5V, LM3940IMP-3.3 for +3.3V, and Fairchild Semiconductor FAN1112SX for +1.2V; all in SOT-223 surface-mounted device (SMD) packaging.
The board provides a DIP-8 socket for a crystal oscillator (XO), to allow easy replacement; here IQD Frequency Products IQXO-22 (a.k.a. Rakon SPXO003204) is used as a 50 MHz oscillator 2 . A special problem here, is that these XOs will typically be powered by 5V, and provide a clock signal at 5V (TTL) levels; however, the FPGA usually expects a 3.3V clock. For performing this clock conversion, using IDT QuickSwitch is recommended by both Altera and Xilinx [30, xapp646] -however, here Texas Instruments SN74CB3T1G125 is used, in an SMD "DCK" package (apparently TI specific) -as it was cheaper and easier to find. Note that this translating bus switch has propagation delay of 0.25 ns, and rise/fall (enable/disable) times of t r/f ∼ 6 ns, which limits the convertable clock rates to 1 /(2·t r/f ) = 83 MHz. 
FPGA board interfaced.
With an available FPGA barebones board, the USB chip can be placed on a separate PCB, and connected with wire with bare-bones FPGA board. Obviously, this approach does not aim to be the best electronic solution (at the least, longer wires introduce more noise and crosstalk) -however, it allows for a relatively easy implementation and modification on a hardware level. At this point, as the FPGA board can (in principle) be programmed to behave like an ATMega microcontroller -the assemblage of the FPGA and USB board can be made to behave like an Arduino, and the setup in [8] can be repeated to demonstrate soundcard operation. However, 1600 to 1700 logic cells are needed for a processor like [16] , which is beyond the 1584 logic cells capacity of an XC3S50A. Thus, as in [8] , the first milestone is to demonstrate a digital duplex loopback (copy byte received from USB to buffer, and then send back to USB), however this time through a generic digital logic, described by HDL code (as opposed to microcontroller software). With this in place, PWM could be generated on the FPGA using additional HDL counters and output compare units (same as the mechanism in [8] ), which would demonstrate soundcard analog output -however, analog input would need additional ADC circuitry.
HARDWARE IMPLENTATION
As the IC devices continue to get smaller, it gets increasingly difficult for builders to utilize parts for DIY productions: consider that BGA (ball-grid array) SMD packages are impossible to solder by hand with use of soldering iron. The chosen TQFP package of the FPGA may well represent among the last footprints convenient for DIY building. Note also that "using a socket is asking for trouble [22] ", even if it would be convenient for handling the small pin width.
Because of very thin (0.5 mm) TQFP pins (and corresponding tracks), at least 1200 dpi laser printer must be used, to apply the PCB layout to a UV sensitive PCB. On the other hand, it is very difficult to persuade typical laser printers to apply a lot of color to transparents; which means UV light can leak through during exposure, which may create small holes in the copper, that become relevant here (because of very thin tracks). While there are also wax printers, which provide a more consistent black print -the wax ink also tends to crack when printed on transparents. Here, an off-the-shelf 1200 dpi laser printer was used; as there is a risk of over-or under-exposure, care is needed when developing the board print. There are multiple ways to address soldering of small pitched elements: either soldering tin or soldering paste can be used; in conjunction with either soldering iron, a hot-air tool (such as hot-air irons, or ovens) or IR rework station. As evidenced by online videos (on sites like Youtube), soldering professionals sometimes simply spill solder over a pin row, and then pick it up with 'solder wick' (copper braid). Here a soldering iron was used, trying out both solder paste and tin on alternate pin rows, with both the 'spillover' technique and individual pin soldering. As shown on Fig. 3 , using a soldering iron can be problematic: iron's heat can cause both the paste and tin to 'pop', and small blobs of it to get stuck between the pins of FPGA, causing short circuits; as these are not visible with naked eye, a microscope is needed to track the blobs down. These blobs were partially removed using a tip of sewing needle; and partially by re-melting using hot air tools. The bare-bones board on Fig. 4 was assembled in this order: first vias (implemented with wire), then headers/receptacles and connectors; then regulators and crystal oscillator -here board tracks were tested once (without FPGA). Note that because of high frequency of oscillation (50 MHz), a scope would need at least 150 MHz analog bandwidth to capture the signal properly -oscilloscopes with far smaller bandwidth will likely filter the clock signal, and may show a DC-like signal instead [23] . Another interesting thing is that FAN1112 +1.2V regulator requires at least 10 mA 'pull' -so if there is no load connected, it may show the power supply (say +5V) on its output (unlike typical voltage regulators). With FPGA in place, this part will show a tight 1.2V voltage. The JTAGKey-tiny was interfaced through a 20 pin IDC header, from which respective wires were soldered directly to a 6-pin Molex connector standing as a JTAG connector on board. Using the open libusbdriver.so drivers, the JTAGKey-tiny is shown as "Parallel Port" cable in ISE. The first test that can be done with just the bare-bones board and the programmer, is to program in a VHDL or Verilog "blinking LED" program (which is also a sanity check that the board works).
With the bare-bones FPGA board built and tested, a board for the USB interface chip FT245 was produced (Fig. 5) . The implemented circuit is the 'Self-powered configuration' from [11] . Parallel cable is then soldered on the USB board, and attached to the FPGA bare-bones board using the pin header sockets.
HDL DESIGN AND ISSUES
This project follows the same stages suggested in [8] for demonstrating soundcard operation. The first aim is to demonstrate digital loopback, where a byte received from USB is stored in an array, and then 'echoed' back to USB. While in a microcontroller context, this is handled on a level of relatively simple software constructs -in this case, it involves: understanding of timing diagrams (Fig. 6 ) and bidirectional bus interfacing with the FT245; implementation of RAM and associated read/write signalling; and connecting the two, so that the loopback (byte echoing) is performed. With a working digital loopback core in place (named XS3A-FT245-duplex), a new HDL core is written (named XS3A-FT245-an8m, shown on Fig. 7) , which simply adds a PWM output module (as a DAC) -while the loopback is kept to allow for simulating the input for full-duplex soundcard operation (without the need to solve actual AD conversion). With this, soundcard operation can be demonstrated entirely in the digital, HDL domain.
However, this is not a trivial process: some HDL code may provide correct behavioral (RTL) simulation results, but incorrect post-place and route ones; and even when both simulation results match, the actual operation may depend on order of compilation steps in generating a programming file! Typically, a testbench will contain time-domain definition of a clock input, as well as any other signals that act as stimulus on the inputs of the FPGA IP core; the output of a simulation is a collection of time-domain waveforms (as on Fig. 6 ) representing internal (register) and external (output pin) states of the core in response to the clock and stimulus (which helps in determining whether the HDL code would work as intended). Simulation results mismatch often boils down to the fact that tools have to infer (guess) circuits from the HDL code, so even synthesizable HDL constructs can result with incorrect circuits; also, tools can 'op-!"#$ ! % timize away' circuits that they don't find necessary. Additionally, when working with mixed VHDL/Verilog code, ISE WebPACK still uses a 'preferred language' -meaning that ultimately the entire design is represented with a single file which is either in VHDL or in Verilog (which may additionally contribute to loss of fidelity due to translation). Finally, some code examples may refer to obsolete packages (such as std_logic_arith, instead of which the formal IEEE standard numeric_std is recommended).
In terms of FT245 interfacing, the FT245 datasheet [11] provides the write and read process timing diagrams separately; they specify there is a required 'inactive' time required after both the write (T12=80 ns) and the read (T6=80 ns) operation -comparable to the active operation time of 50 ns (T1 for read, and T7 for write). This, in terms of duplex loopback, means that the reads and writes toward the FT245 can be interleaved, which Fig. 6 shows as a single timing diagram: when the read is inactive, write can be executed -and vice versa. However, in practical terms, this means that our HDL core on the FPGA must be able to wait for these 'inactive' timeouts to expire; which is where matters can complicate for a novice -VHDL, for instance, has a WAIT FOR statement, which is however not synthesizable (only for simulation); to implement waiting on a synthesizable engine, one must implement a state machine, and use counters to determine whether a timeout has expired. A 50 MHz clock specifies a clock tick of 20 ns period -which means that we cannot wait out the (minimum) 'active' time of 50 ns exactly. In other words, the fidelity of a statemachine 'wait', will depend on the clock rate: @50 MHz, 3 ticks will wait out 60 ns; @100 MHz, 5 ticks will wait out 50 ns. But, the FPGA utilization changes also -3 counts can be handled by a 2-bit counter (for 50 MHz); yet 5 counts need a 3-bit counter (for 100 MHz). To account for this, part of the engine code is parametric: it uses 'generics' to specify characteristic FT245 periods and the clock rate as parameters, which are then used to calculate register sizes for the counters.
A further problem is the bidirectional bus interface: the FT245 uses the same eight data pins to both read from, and write to, the FPGA. From the FPGA perspective, when it writes to the USB chip, it should enforce voltage (high or low) on these data pins -it then acts as a voltage generator (which has low impedance); at all other times, it should appear as a high impedance (hi-Z) load on the data bus -in which case, it allows the USB chip the possibility to enforce voltage (act as a generator) on the data pins (which can then be read by the FPGA). A buffer that can switch to hi-Z mode is known as a tristate buffer; Xilinx has a built-in active-low element, BUFT. Note that for tristate functionality, the synthesizer must infer a BUFT from VHDL codeand that is only possible by a construct like: if (OE = '0') then OUT <= IN; else OUT <= 'Z'; end if;
3 . To code the FT245 interface, two main resources were consulted: jtag_logic.vhd [18] is a VHDL core that uses a single state machine to handle both read and write to FT245; while [4] discusses only the write process as a single state machine, and provides discussion and Verilog code (ft245if_v) for a bidirectional bus interface (see also [13] ). This project, as shown on Fig. 7 , ultimately uses: one mod-ule as bidirectional bus interface (busFT245ifVHD); and another module (processFT245if) that handles interfacing signals with the FT245 and RAM, containing two independent state machines that handle FT245 reading and writing (and waiting for corresponding timeouts). Like in [4] , busFT245ifVHD splits all signals between the USB chip and the FPGA in a read and write direction; however, it uses specific VHDL constructs to implement a working tristate buffer. The module processFT245if accepts FT245's RXF# and TXE# signals as its inputs, and controls (via the state machines) FT245's RD# and WR as its outputs.
Furthermore, processFT245if implements the digital duplex loopback functionality -it generates signals DinR and DoutR (data in and out ready), which enforce: a write to RAM, when data read from USB chip is on the bidirectional bus; and a read from RAM (whose data on the bidirectional bus is then written to the USB chip) whenever the RAM signals it is not empty (the state machines should ensure that these reads and writes are properly interleaved). The RAM module (versatile_sd_fifo-1buf) is based on the opensource "Versatile FIFO" Verilog core from OpenCores [17] ; it is also parametric, and here set to 9-bit address, and 8-bit data, widths (resulting with an array of 512 bytes). Beyond this, there is a led_drv_gate module, which functions as a simple 'one-shot' circuit: its primary role is to extend short (ns) pulses to approx 100 ms, so as to make them visible on a LED diode; as well as top-level state machine which delivers an initial reset pulse on startup (needed for proper RAM operation). These modules, mentioned so far, are the sole contents of the XS3A-FT245-duplex core -which can demonstrate a digital duplex soundcard operation with the AudioArduino driver, as in [8] (video in [6] ).
Analog I/O. The only difference between the duplex core -and the one demonstrating analog 8-bit, mono soundcard operation, XS3A-FT245-an8m (shown on Fig. 7 ) -is the addition of the pwm_freq_Gen module (and associated connection and signalling changes). The pwm_freq_Gen module uses two state machines and associated counters to derive two signals, which set (and generate ticks at) the PWM rate at 97.6 kHz, and the audio ('PCM') rate at 44.13 kHz. The PWM state machine is also used to generate the analog PWM output signal, by comparing the counter value with an 'Output Compare' (OC) register (the same technique as on Arduino's ATmega328). The PCM tick is used to trigger a read from RAM (and write to both the PWM OC register and the USB chip); otherwise the read process from the USB chip is unchanged in processFT245if. While this addresses analog output in the same sense as in [8] -analog input is not handled; merely demonstrated as viable, through a digital loopback. To handle analog input, either dedicated ADC chips with a parallel or serial digital interface would be needed; or, the FPGA on its own could sample a PWM input -however, note that to sample a 44.1 kHz PWM signal with 8-bit resolution, will demand a sampling frequency of 8*44.1 = 352.8 kHz.
Performance. At the current state, both XS3A-FT245-duplex and XS3A-FT245-an8m cores show nearly identical results for both behavioral, and post-place & route simulation (apart from small glitches in post-PAR simulation). However, this still does not guarantee a proper live operation. For instance, building a XS3A-FT245-duplex programming file from scratch, results with a board operation where echoed data is corrupt; however, if after a first build, a rebuild of only processFT245if is triggered, that programming file will demonstrate a correct operation. Unfortunately, the same trick doesn't apply to the XS3A-FT245-an8m version -and reproduced data (both PWM and loopback) seems to have a periodic signal mixed in (see [6] ); while this effect is audible, it can be suppressed by increasing the software volume -so the music portion of the signal dominates fully.
CONCLUSIONS
This paper outlines how a bare-bones FPGA board can be used to demonstrate soundcard operation, by replicating the microcontroller-based design in AudioArduino [8] (and inheriting its PC driver). In comparison, the electronic music/digital audio designer has unprecedented levels of lowlevel digital signal control -which is, however, compensated by the increased complexity in dealing with the specialized HDL development, and difficulties with debugging 4 . In this context, note that an Arduino board currently costs around 30 €, while just an XC3S50AN FPGA chip can cost up to 17 €.
Additionally, free synthesis tools from FPGA manufacturers can typically handle only smaller designs (and entry-level devices). However, as neither of the presented cores utilize more than 33% of FPGA logic resources 5 , even this board
